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1 
PROBE MODULE FOR TESTING CHIPS 
WITH ELECTRICAL AND OPTICAL 
INPUT/OUTPUT INTERCONNECTS, 
METHODS OF USE, AND METHODS OF 
FABRICATION 
CROSS-REFERENCE TO RELATED 
APPLICATION 
2 
network includes at least one structure for distributing a 
signal. The signal is selected from: an electrical signal, an 
optical signal and combinations thereof. 
A representative embodiment of a method for testing, 
among others, includes method for testing, comprising: 
providing an optoelectronic probe module and an optoelec-
tronic device under test, wherein the optoelectronic probe 
module includes an optical element, and wherein the opto-
electronic device under test includes an optical element; 
This application claims priority to co-pending U.S. pro-
visional application entitled, "Probe Module for Testing 
Chips with Electrical and Optical Input/Output Intercon-
nects, Methods of Use, and Methods of Fabrication," having 
Ser. No. 60/605,871, filed Aug. 31, 2004, which is entirely 
incorporated herein by reference. 
10 producing an optical signal in one of the optoelectronic 
device under test or optoelectronic probe module; and 
coupling the optical signal between the optical component in 
the optoelectronic device under test and the optical compo-
nent in the optoelectronic probe module. 
15 
TECHNICAL FIELD 
BRIEF DESCRIPTION OF THE DRAWINGS 
Many aspects of this disclosure can be better understood 
with reference to the following drawings. The components The present disclosure is generally related to probe mod-
ules and, more particularly, embodiments of the present 
disclosure are related to probe modules for wafer-level 
testing of chips or wafers. 
BACKGROUND 
20 in the drawings are not necessarily to scale, emphasis instead 
being placed upon clearly illustrating the principles of the 
present disclosure. Moreover, in the drawings, like reference 
numerals designate corresponding parts throughout the sev-
eral views. 
25 FIG. 1 is a schematic of a representative probe module 
suitable for testing chips with both electrical and optical 
input/output signals. 
In the current manufacture of semiconductor devices, 
functionality of electrical devices is verified at the wafer 
level by automated test equipment using probe cards having 
a set of probe needles that correspond to the electrical bond 
pads of the electrical device under test. The test equipment 
positions the probe module such that the probe needles make 
temporary contact with the corresponding electrical bond 
pads, energizes the circuit through probe needles connected 
FIGS. 2A through 2D are illustrations of some of the 
optical elements that can be used for transmitting or receiv-
30 ing optical signals. 
to power and ground pads, and tests operation of the 
electrical circuit with the remaining probe needles. The test 35 
is repeated for each chip on the wafer. Once the testing is 
complete, the verified chips are separated and packaged. 
The drive to increase chip speeds and signal bandwidth 
has driven developments in the integration of optical ele-
ments in wafer-level devices. In such systems, chips have 40 
optical input/output connections fabricated along side con-
ventional electrical connections. Therefore, systems and 
methods for testing such devices is desirable. 
FIG. 3A is a schematic representation that illustrates how 
various optical elements mounted on a probe substrate 
interact with free-space or quasi-free-space optical input/ 
output interconnects. 
FIG. 3B is a schematic representation that illustrates how 
various optical elements mounted on a probe substrate 
interact with guided wave optical input/output interconnects. 
FIG. 4 is an illustration of the automatic test equipment 
(ATE) pin pitch on the redistribution substrate and the probe 
pitch on the probe substrate. 
FIG. SA is a schematic representation of a probe module 
configuration where the optical redistribution is performed 
on the front of the probe substrate. 
SUMMARY 
FIG. SB is a schematic representation of a probe module 
45 configuration where the optical redistribution is performed 
on the back of the probe substrate. 
Probe modules, methods of use of probe modules, and 
methods of preparing probe modules, are disclosed. A rep-
resentative embodiment of a probe module, among others, 
includes a redistribution substrate and a probe substrate 50 
interfaced with the redistribution substrate. The probe sub-
strate is operative to test at least one signal of at least one 
optoelectronic device under test. The probe substrate is 
operative to interface with electrical and optical compo-
nents. 55 
FIG. SC is a schematic representation of a probe module 
configuration where the optical redistribution is performed 
on the front of the redistribution substrate. 
FIG. 6 is a schematic representation of a probe module 
where the optical redistribution and the electrical redistri-
bution are performed on separate substrates. 
FIG. 7 is a flow chart describing the use of a probe 
module. 
FIG. 8 is a schematic representation of a representative 
probe module suitable for both electrical and optical input/ 
output signals provided through a sea of polymer pillar 
interconnects. 
Another representative embodiment of a probe module, 
among others, includes a redistribution substrate and a probe 
substrate interfaced with the redistribution substrate. The 
probe substrate includes at least a first probe element to test 
an electrical signal and at least a second probe element to 
test an optical signal of an optoelectronic device under test. 
The probe elements are configured with cantilever arms. The 
probe substrate is operative to test at least one signal of at 
least one optoelectronic device under test. 
FIG. 9 is a schematic representation of a probe substrate 
60 configuration for polymer pillar based electrical input/output 
A representative embodiment of a method for fabricating 65 
a probe substrate, among others, includes forming a probe 
element and forming a distribution network. The distribution 
interconnects. 
FIG. lOA is a three dimensional view of a cantilever probe 
for a single polymer pillar. 
FIG. lOB illustrates top views of cantilever probe con-
figurations. 
FIGS. llA and llB are illustrations of embodiments of 
cantilever shapes. 
US 7,348,786 B2 
3 
FIG. 12 is an illustration of the mechanics of polymer 
pillar I/Os interfacing with straight thin film cantilever arms. 
FIG. 13 is an illustration of the mechanics of polymer 
pillar I/Os interfacing with angled thin film cantilever arms. 
FIG. 14 is a schematic representation of a probe substrate 
configuration for polymer pillar based electrical and optical 
input/output interconnects. 
FIG. 15 shows schematic representations of methods for 
electrical distribution through a probe substrate. 
FIG. 16A is a schematic representation of a method for 10 
free-space optical distribution through a probe substrate 
using a metal clad waveguide. 
4 
components: probe substrates 110 and redistribution sub-
strates 120 that are interfaced (e.g., directly or indirectly) 
with one another. The probe module 100 provides an inter-
face between the ATE 130 and the DUT 140. This can be 
accomplished using electrical probes 150, optical probes 
160, optical elements 200, and combinations thereof, to 
acquire signals from and send signals to the DUT 140 and 
redistributing these signals to the ATE 130 through an ATE 
connection interface 170. The ATE connection interface 170 
can be implemented with, but not limited to, electrical wire, 
optical fiber, and/or fiber optic ribbon. The probe module 
100 is designed to be scalable to allow testing of a single I/O 
connection or multiple I/O connections in parallel. Similarly, 
the probe module 100 can be used for testing one device or 
FIG. 16B is a schematic representation of a method for 
optical distribution through a probe substrate using a focus-
ing element. 15 multiple devices in parallel. 
FIG. 16C is a schematic representation of probe module 
configurations where optical redistribution is performed 
using polymer pillars. 
FIG. 17 is a schematic representation of a probe module 
using microlenses and through-holes for optical signal trans- 20 
mission, including possible light sources for testing. 
FIGS. 18A through 18G are representations of a fabrica-
tion process for probe substrates with straight thin film 
cantilever arms. 
FIGS. 19A through 19G are representations of a fabrica- 25 
tion process for probe substrates with angled thin film 
cantilever arms. 
FIGS. 20A through 20G are representations of a fabrica-
tion process for probe substrates with shaped cantilever 
arms. 
DETAILED DESCRIPTION 
30 
A probe substrate 110 is the portion of the probe module 
100 that interacts with the DUT I/O through electrical and 
optical probes 150 and 160 mounted on the face or front-side 
of the probe substrate 110. The basic, non-limiting imple-
mentation utilizes a single probe substrate 110. In other 
embodiments, multiple probe substrates 110 can be used. 
To allow the transmission and reception of electrical I/O 
signals, an electrical probe 150 necessitates physical contact 
with an I/O interface of the DUT 140. One measure of good 
performance of an electrical probe 150 is the ability to 
perform a large number of probe-to-interface touchdowns 
while maintaining a low contact resistance ( <1 Q). Like-
wise, uniform contact with all I/O interfaces of the DUT 140 
is an important consideration. 
Optical I/O can be accomplished through the use of 
optical elements 200 located on the probe substrates 110 
and/or the distribution substrates 120 and various coupling 
mechanisms (e.g., free-space, quasi-free-space, waveguide, 
etc.). FIGS. 2A through 2D illustrate some embodiments of In general, optoelectronic probe modules of the present 
disclosure are capable of wafer-level, chip-level, or board-
level testing of active and/or passive optical components and 
electrical components in hybrid optoelectronic/microelec-
tronic devices (e.g., wafers, chips, substrates, and boards 
having both optical and electrical interconnects). Optoelec-
tronic probe modules use high-density probe and signal 
redistribution technologies in conjunction with active and/or 
passive optical components (e.g., photodetectors, photo-
emitters (e.g., lasers, light emitting diodes (LEDs), and the 
like.), waveguide interconnections, etc.) to test hybrid opto-
electronic wafers, chips, or boards. 
35 the possible optical elements 200 that can be utilized. In 
general, optical elements 200 include, but are not limited to, 
diffractive elements 210, reflective elements 220, photode-
tectors 230, and light sources 240. 
In FIG. 2A, an optical signal from the DUT 140 is 
40 directed by a diffractive element 210 (focusing or non-
focusing) into a distribution network including a waveguide 
250. Similarly, a light source can send a signal through the 
waveguide 250 where it is directed by the diffractive element 
45 
210 to the I/O interface of a DUT 140 (FIG. 1). 
In FIG. 2B, a reflective element 220, such as a total 
internal reflection (TIR) or metallic mirror, can be used to 
deflect optical signals from an I/O interface of a DUT 140 
into a distribution network including a waveguide 250. 
Similarly, a light source can send a signal through the 
50 waveguide 250 where it is deflected by the reflective ele-
ment 220 to the I/O interface of a DUT 140. 
The optoelectronic probe modules of the present disclo-
sure can find application in testing and are operative or 
adapted to test optoelectronic/microelectronic devices that 
include optical and/or electrical components. In particular, 
optoelectronic probe modules can be used to test fully 
packaged wafers (end-of-line or after production) and 
wafers in-production (i.e., parametric testing during produc-
tion). For example, optoelectronic probe modules can be 
used to test high-performance or cost-performance micro-
processors, Application Specific Integrated Circuits 55 
(ASICs), System-on-a-Chip (SoC) architectures that incor-
porate multiple technologies (such as RF, optical and MEMs 
structures), optoelectronic chips for telecommunications, or 
any other hybrid optoelectronic/microelectronic devices that 
include optical and electrical components. 
A third embodiment is shown in FIG. 2C where a pho-
todetector 230 is placed directly above an I/O interface of a 
DUT 140. In this embodiment, the photodetector 230 imme-
diately converts the optical signal received from the DUT 
140 into an electrical signal that can be transmitted through 
an electrical distribution network. 
Conversely, as shown in FIG. 2D, an optical signal can be 
transmitted by a light source 240, such as a vertical cavity 
Probe modules include multiple substrates to provide 
probes for input/output (I/O) connections and redistribution 
60 surface emitting laser (VCSEL), a light emitting diode 
(LED), etc., that is placed directly above the I/O interface of 
a DUT 140. Electrical signals traveling through a distribu-
tion network directly control and modulate the transmitted of the I/O signals. FIG. 1 is a schematic that illustrates the 
setup of an automated test system 50, which includes 
automated test equipment (ATE) 130, an ATE connection 65 
interface 170, a probe module 100, and a device under test 
(DUT) 140. A probe module 100 includes two types of 
optical signal. 
In the embodiments having coupling with free-space or 
quasi-free-space interconnections (FIG. 3A), an optical sig-
nal is transmitted through free-space between an optical 
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signal is bent normal to the surface of the substrate 110 and 
120 so that it can enter and/or exit an optical I/O interface 
310 on the DUT 140. 
Embodiments of optical distribution network configura-
tions that can be utilized in a probe module 100 are illus-
trated in FIGS. SA, SB, and SC. There is no intent to limit 
the possible combinations, as other optical distribution net-
work configurations are also possible. In the illustrations, 
conductive electrical probes lSO make contact with electri-
element 200 (e.g., diffractive element 210, reflective element 
220, photodetector 230, light source 240, etc.) and an optical 
I/O interface 310 on the DUT 140. To maximize power 
efficiency, the light used in free-space or quasi-free-space 
I/O can be collimated or focused. Another coupling strategy 
can utilize guided wave interconnects (FIG. 3B). The guided 
wave approach dictates that the optical I/O interface 310 
extends out from and normal to the surface of the DUT 140. 
The probe substrate 110 is fabricated such that the optical 
probe 160 positions an optical element 200 in close prox-
imity to or butt-couples the element with an optical I/O 
interface 310 of the DUT 140. The close proximity of the 
optical element 200 to the optical I/O interface 310 provides 
10 cal I/O interfaces S20 to complete an electrical signal path 
between the DUT 140 and the redistribution substrate 120 
a high coupling efficiency for signal transmission. 
The electrical and optical probes lSO and 160 are laid out 15 
to mimic the footprint of the I/O interfaces of the DUT 140. 
Some of the possible probe distributions include a peripheral 
array and/or a fully or partially populated area-array. A first 
level of signal redistribution occurs on the probe substrate 
110. Electrical and optical input/output signals are routed 20 
between the probes lSO and 160 and the redistribution 
substrate 120. Electrical signal distribution can be accom-
plished by using various methods such as, but not limited to, 
traditional multi-level interconnect technology, while opti-
cal signal distribution can be accomplished by using tech- 25 
nology such as, but not limited to, optical dielectric and/or 
photonic crystal waveguides. 
for transmission of the I/O signals to the ATE 130. 
If the number of optical I/O being probed is small, it is 
possible to have a distribution network utilizing a waveguide 
2SO integrated onto the face or probe side of the probe 
substrate 110 as shown in FIG. SA. In FIG. SA, an optical 
signal travels to or from an optical source and/or receiver 
SlO through a waveguide 2SO along the front or probe side 
of the probe substrate 110. The optical elements 200, such 
as, but not limited to, diffractive elements 210 (focusing or 
non-focusing) or reflective elements 220 (metallic or total 
internal reflection mirrors), are mounted at the edge of 
waveguides 2SO to provide surface normal transmission of 
an optical signal. 
In this embodiment, when an optical signal is an input into 
the DUT 140, an optical source SlO located on the probe 
substrate 110 or on the ATE 130 feeds an optical waveguide 
2SO where an optical element 200 bends the light in a surface 
normal direction into the optical I/O interface 310. An 
30 optical signal originating from the DUT 140 would be 
captured by an optical element 200 and directed into the 
waveguide 2SO on the probe substrate 110. The waveguide 
2SO leads to optical receivers SlO that may redirect the 
The second component of a probe module 100 is a 
redistribution substrate 120. As shown in FIG. 4, additional 
routing of I/O signals through distribution networks is 
provided because the probe spacing or probe pitch 410 is not 
expected to match with the pin pitch 420 of the ATE 
connection interface 170. In some instances, an increased 
pin pitch 420 is desired to accommodate larger ATE inter- 35 
face connections 170 that improve the quality of the test 
signals. Increasing the number of power and ground pin 
connections also provides additional routing in the redistri-
bution substrate 120. The basic non-limiting implementation 
utilizes a single redistribution substrate 120 but, in other 40 
embodiments, multiple redistribution substrates 120 can be 
used. 
As stated above, a first level of signal redistribution 
occurs on the probe substrate 110 where the I/O signals are 
routed between the probes lSO and 160 and the redistribu-
tion substrate 120 through distribution networks. The I/O 
signals are transferred between the backside of the probe 
substrate 110 and the redistribution substrate 120 through an 
array of electrical and optical interconnects. Electrical I/O 
interconnections can be accomplished through the use of a 
suitable technology that can include, but is not limited to, 
solder bumps or conductive adhesives. Optical I/O intercon-
nects can include, but are not limited to, multiple combina-
tions of the placement of a source and/or receiver, optical 
guiding networks, optical elements 200, polymer pillars, 
coupling mechanisms on a probe substrate 110, a redistri-
bution substrate 120, and combinations thereof. 
optical signals or convert the optical signals into electrical 
ones. 
Processing constraints may not allow the waveguide 
network 2SO to be fabricated on the same side as the probes 
themselves. If so, the waveguides 2SO and optical source 
and/or receiver SlO can be fabricated on the back (i.e., the 
side opposite of where the probes are located) of the probe 
substrate 10 as shown in FIG. SB. For an optical signal 
originating from a DUT 140, light is transmitted from an 
optical I/O interface 310 through an optical element 200 and 
the waveguide 2SO on the back of the probe substrate 110 to 
45 an optical receiver SlO. Transmission through the substrate 
110 can be accomplished using methods such as utilizing 
wavelengths of light transparent to the substrate material or 
physically creating a path, via or through-hole (these terms 
are used interchangeably) for the light such as, but not 
50 limited to, a metallized reflective hollow, optical dielectric, 
photonic crystal waveguide, or optical fiber. Through-holes 
or vias can also be filled with optically transparent material, 
such as, but not limited to, polymers to minimize reflection 
at the detector and help guide the signal from the transmitter 
55 to the receiver. Conversely, light from an optical source SlO 
on the probe substrate 110 entering the waveguide 2SO is 
bent by an optical element 200 and transmitted to the other 
side of the substrate 110 where it is captured by an optical 
I/O interface 310. 
Unlike electrical signals, optical I/O cannot be routed 
through wire or conductors. An optical equivalent can 
include, but is not limited to, a waveguide 2SO, an optical 60 
fiber, a polymer pillar, combinations thereof, or other suit-
able technology. The waveguides 2SO are commonly used to 
route optical signals at a substrate level 110 and 120. 
Unfortunately, because bending reduces the efficiency of the 
optical waveguides 2SO, the bend radii are controlled to 65 
minimize the power losses produced, which uses more area 
for routing of the waveguides 2SO. Eventually, the optical 
A third variation of the probe module 100 is shown in 
FIG. SC. In this embodiment, a distribution network includ-
ing a waveguide 2SO is fabricated on the front of the 
redistribution substrate 120 or the side where the probe 
substrate 110 interfaces with the redistribution substrate 120. 
Here, the optical probing and redistribution functions are 
split between the probe and redistribution substrates (110 
and 120). An optical signal is transmitted from an optical 
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source 510 and through the waveguide 250 to an optical 
element 200 located along the front of the redistribution 
substrate 120. The optical element 200 bends the light in a 
surface normal direction and sends it through the probe 
substrate 110 to an optical I/O interface 310 on the DUT 140. 5 
Transmission from the DUT 140 to an optical receiver 510 
can be accomplished in the opposite direction through the 
optical element 200 and waveguide 250. 
Additional integration of passive optical waveguides 250 
within the probe substrate 110 or redistribution substrate 120 10 
allows for a reduction in the number of optical sources used 
per probe module 100. In this manner, optical output signals 
from the DUT 140 can be sent back to the DUT 140 as 
optical input signals. In addition, multiple I/O interfaces on 
the DUT 140 that use optical excitation can be stimulated by 15 
a single optical source located on the DUT 140. Optical 
sources on the probe substrate 110 or redistribution substrate 
120 can also excite multiple I/O interfaces on the DUT 140. 
Separation of the probing and redistribution functions 
imparts a modular design to the probe module 100. During 20 
manufacturing and testing, a probe substrate 110 can be 
rendered useless when one or more probes fail after repeated 
use. In this modular design of the probe module 100, the 
damaged probe substrate 110 can be disconnected from the 
redistribution substrate 120 and replaced. The redistribution 25 
substrate 120 containing electrical and optical distribution 
networks, which can be relatively expensive, can be pre-
served while the probe substrate 110 becomes a replaceable 
"probe cartridge" of the probe module 100. The re-workable 
substrates may also prove useful in the event that an opto- 30 
electronic device on the redistribution substrate fails. In 
addition, this modular configuration provides the ability to 
update the probe layout on the probe substrate 110 to 
coincide with modifications to an existing DUT 140 or to 
redesign the probe layout for testing new devices without 
changing the existing redistribution substrate 120. 
35 
Providing optical and electrical distribution networks on 
separate substrates, as shown in FIG. 6, can increase the 
modular design of the probe module 100. In this non-
limiting example, the electrical signals from the DUT 140 40 
are routed to the peripheral region of a probe substrate 110 
without blocking the optical I/O signals. The electrical I/O 
signals are transferred between the backside of the probe 
substrate 110 and an electrical redistribution substrate 121 
through an array of electrical interconnects. The electrical 45 
signals are distributed to and/or from the ATE 130 through 
an ATE connection interface 170. 
The electrical redistribution substrate 121 has an opening 
8 
backside of the probe substrate. Additional optical and 
electrical distribution networks can be incorporated on the 
redistribution substrate as needed. 
The design of the probe module 100 is such that it can be 
used in an automated test system 50 that can include, but is 
not limited to, traditional as well as future automated test 
equipment (ATE) 130, which can include tooling to handle 
and analyze electrical and/or optical signals. An exemplary 
sequence for testing with an automated test system 50 using 
probe module 100 is shown in the flow chart of FIG. 7. This 
is one, non-limiting example of a testing process, with other 
implementations possible. For example, additional steps 
such as, but not limited to, cleaning the probes 150 and 160 
can also be included in other implementations. 
The load arm of the ATE 130 is fit with a probe module 
100 for testing a DUT 140 (702), and the test cycle is 
activated (704). The probe module 100 would be positioned 
over a wafer or DUT 140. The ATE 130 would use an 
alignment system, such as, but not limited to, a split optic 
machine vision subsystem, to line up fiducials on the probe 
module 100 to corresponding alignment marks on the DUT 
140 (706). Typically, machine vision systems can perform 
alignments to an accuracy of better than 1 µm. Manual 
alignment of the two components is also possible. 
Once aligned, either the tester arm is lowered or the chuck 
on which the wafer or DUT 140 sits is raised until the DUT 
140 and probe module 100 are in contact with one another. 
Contact can be verified when an electrical path is complete 
between the two components (708). After contact, the probe 
module can be driven slightly further (overdriven) to ensure 
not only that the I/O being tested have been contacted but 
also that a good contact exists. The test is then performed, 
(710) and, upon completion the DUT 140 and probe module 
100 are separated (712). 
The ATE then determines if the wafer testing is complete 
(714). If there are more interfaces to be tested, the process 
realigns the probe module 100 to the next DUT 140 (716) 
and repeats testing steps 706 to 712 in a stepwise fashion. If 
testing of the interfaces on the wafer or DUT 140 has been 
completed, then the test cycle is terminated (718). 
Now having described an optoelectronic probe module in 
general, an example of a possible embodiment of a probe 
module 100 will be discussed. While embodiments of the 
optoelectronic probe modules 100 are described in connec-
tion with the example and the corresponding text and 
figures, there is no intent to limit embodiments of the probe 
modules to these descriptions. On the contrary, the intent is 
to cover all alternatives, modifications, and equivalents in its center that is aligned over the array of optical I/O 
interfaces 310. A separate optical redistribution substrate 
122 is attached over the opening of the electrical redistri-
bution substrate 121. Optical elements 200 mounted on the 
optical redistribution substrate 122 allow transmission of 
optical signals to and/or from the DUT 140 through the 
probe substrate 110. Other possible embodiments can 
include multiple electrical redistribution substrates 121 that 
are separated to provide an opening for one or more optical 
redistribution substrates 122. The optical signals can be 
distributed to and/or from the ATE 130 through an ATE 
connection interface 170 utilizing optical fibers or fiber 
ribbons to guide the optical signals or converting optical 
signals to and/or from electrical signals before distribution. 
50 included within the spirit and scope of embodiments of the 
present disclosure. 
In another non-limiting embodiment not depicted here, 
the redistribution substrate can include optical fibers or fiber 
ribbons as an optical distribution network. Optical signals 
can be directly routed between the probe substrate and the 
ATE through optical fibers or fiber ribbons connected to the 
One of the many possible embodiments of a probe module 
100 enables testing a device with polymer pillar based 
electrical and optical I/O interfaces or interconnects. This is 
55 shown in FIG. 8 where the electrical and/or optical inter-
faces of a device under test (DUT) 840 are provided by a sea 
or array of polymer pillars 880. The Sea of Polymer Pillars 
(SoPP) is a very high-density array of chip-to-module I/O 
interconnects in the shape of pillars atop the surface of the 
60 DUT 840. The pillars are intended for fabrication at the 
wafer level following completion of back end-of-line (on-
chip interconnect) processing. To extend the benefits of 
wafer level processing, it is desirable to have a technology 
that allows a device with polymer pillar I/O to be tested and 
65 burned-in, at the wafer level, prior to separation into indi-
vidual chips and attachment to individual modules. The 
described probe module 100 enables testing of DUTs 840 
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with polymer pillar based electrical and/or optical I/O inter-
connects 880 at the wafer level. 
As described previously, the probe substrate 810 interacts 
with the I/O interface of the DUT 840. The probe substrate 
810 contains probes 870 designed to contact the polymer 5 
pillar I/O 880 of the DUT 840. The layout of the probes 870 
mimics the footprint of the polymer pillars 880 on the DUT 
840. Some of the possible probe distributions include, but 
are not limited to, a peripheral array and/or a fully or 
partially populated area-array. A first level of redistribution 10 
is provided on the probe substrate 810 to route the I/O 
signals from the probes 870 to the redistribution substrate 
820. 
10 
but are not limited to, single solid arms or hollow arms 
utilizing dual load bearing elements, as depicted in FIG. 
llA, and can be chosen to provide optimized performance. 
Likewise, material choices influence probe performance 
including, but are not limited to, soft, springy metal and 
alloys, bi-metals, or non-conductive polymers/dielectrics. In 
addition, metal coatings or layers can be included to further 
tune the arm properties. 
When the probe 870 and the polymer pillar 880 are 
brought into contact as shown in FIG. 12, the thin-film 
cantilever arms 1010 flex to give way to the pillar 880. As 
the polymer pillar 880 pushes the cantilever arm 1010 out of 
its way, it experiences a lateral reaction force from the 
cantilevers. This reaction force, along with the relative The post-like structure of SoPP and polymer pillar based 
I/O interfaces 880 is illustrated in FIG. 9. The polymer 
pillars 880 can be metallized for electrical signal transmis-
sion or can be produced as micro-optical fibers for guided 
wave optical signal transmission. The polymer pillars 880 
can also be designed for other forms of transmission (e.g., 
radio frequency (RF) through RF waveguides). While the 
polymer pillars 880 can be fully metallized, it is also 
possible to coat only the sidewall of the pillar (and not the 
top end). Metal lined pillars can serve the dual purpose of 
electrical and optical transmission through the same inter-
face. 
15 vertical motion between the probe 870 and the pillar 880, 
gives rise to a vertical sliding contact between the probe 
arms 1010 and the surface of the polymer pillar 880. In the 
case of metallized probe arms and a metal clad pillar, a 
sliding motion is an effective way to establish contact 
20 between two metallic surfaces. The sliding motion may push 
contamination away and may help break through any non-
conductive film that might have formed on the metal. 
FIG. 13 shows a non-limiting variation of a probe using 
an angled (or bent) cantilever arm 1310. In this embodiment, 
Various probe structures for contacting polymer pillar 
based or SoPP structures can be used. Using a traditional 
horizontal contact-and-slide probe would potentially dam-
age the highly compliant (vertically and laterally) polymer 
pillars. In one possible non-limiting embodiment, a cantile-
ver probe structure is proposed to assure good contact with 
the pillars 880. The purpose of the cantilever probes for 
electrical pillars is to create an electrical path for transferring 
signals to and from, and supplying power to the DUT 840. 
If the polymer pillars 880 on the DUT 840 are optical I/O 
interfaces, then the cantilever probes serve as placeholders 
that contact the pillar 880, while optical signals can be 
transmitted to or collected from the optical pillar. 
25 an angled cantilever arm 1310 still provides sliding contact 
during the probing process while experiencing lower tensile 
stress compared to a straight cantilever arm 1010. The lower 
stress level improves the reliability and longevity of the 
probe. Other non-limiting variations can utilize probe arms 
30 that are shaped as depicted in FIG. llB. 
Another possible probe design would use polymer pillars 
for optical probing. Polymer pillars used as probes 870 on 
the probe substrate 810 would be aligned in close proximity 
to or butt-coupled to the polymer pillars 880 of the DUT 
35 840. Optical I/O signals could then be transmitted between 
the ATE 130 and the DUT 840. 
A three-dimensional view of a cantilever probe is shown 
in FIG. lOA. Each cantilever probe includes at least one, but 40 
preferably many, thin-film cantilever arm(s) 1010. Multiple 
cantilever arms 1010 add redundancy to the design with no 
additional cost to the production process. They also assure 
multiple points of contact to each I/O interconnect, thus 
reducing the contact resistance. In addition, the arms opti- 45 
mize the alignment of the optical I/O interfaces. Top views 
of some, but not all, other possible cantilever probe con-
figurations are illustrated in FIG. lOB. 
While the opening in the center of the probe is determined 
by the dimensions of the polymer pillar to be probed, the 50 
cantilever arm 1010 dimensions can vary based on the 
design. In general, the arm dimensions can range from about 
1 µm to 200 µm in length, about 1 µm to 100 µm in width, 
and about 1 µm to 50 µm in thickness. In addition, the arm 
dimensions can range from about 5 µm to about 25 µm in 55 
length, about 3 µm to about 25 µm in width, and about 1 µm 
to about 15 µmin thickness. In some embodiments, the arm 
dimensions can range from about 10 µm to 20 µm in length, 
about 5 µm to 15 µm in width and about 3 µm to 10 µm in 
thickness. 
FIG. llA illustrates top views and FIG. llB illustrates 
side views of some possible cantilever shapes. Other probe 
60 
tip shapes and topographies (side or longitudinal section 
profiles) other than those illustrated can also be used. The 
cantilever arm 1010 design optimizes such properties as 65 
compliance, stress, elasticity, high conductivity, and non-
tarnishing. Structural dimensions and designs can include, 
Once contact with the pillars 880 on the DUT 840 has 
been successfully achieved, a first level of redistribution is 
used to get the high-density I/O signals from the probes 870 
on the probe substrate 810 to the redistribution substrate 
820. Electrical signal distribution can be accomplished 
through a distribution network using various methods such 
as, but not limited to, traditional multi-level interconnect 
technology as illustrated in FIG. 9. Probes connected to 
metallized through-holes or vias can also be utilized to 
transfer both electrical and optical signals to the backside of 
the probe substrate 810 as shown in FIG. 14. 
For electrical transmission, the through-holes can be lined 
or plugged with a conductive material (FIG. 15) to facilitate 
transmission. In this non-limiting illustration, cantilever 
probe arms 1310 can provide positive contact with a poly-
mer pillar 880. A thin film or cladding of conductive material 
1510 is deposited on the sidewalls of the through-hole to 
route signals to an electrical interconnect or bond pad 1530 
that, using suitable technology such as, but not limited to, 
solder bumps or conductive adhesives, connects to a redis-
tribution substrate 820. A through-hole can also be plugged 
with conductive material 1520 to improve electrical signal 
transmission. 
For optical transmission, the through-holes can also be 
lined with a conductive material (FIG. 15) to facilitate 
transmission. In addition, the through-hole can be filled with 
optically transparent material, such as, but not limited to, 
polymers to minimize reflection at the detector and help 
guide the signal. If the material of the probe substrate 810 is 
transparent to the wavelength of light being used, then no 
specific wave guiding structure is used for through-substrate 
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optical transmission. This feature defines the selection of 
substrate materials and useful wavelengths that can be 
utilized. 
In a non-limiting example, a guided wave approach, as 
shown in FIG. 14, can be adopted for optical signal distri- 5 
bution. FIG. 16A shows an optical polymer pillar 1680 in 
contact with the cantilever arms 1310 of a probe, which 
leads to a metal clad through-hole in the probe substrate 810. 
An unfocused optical signal or light 1620, entering the 
through-hole from the backside of the probe substrate 810, 10 
reflects off the sidewalls of the through-hole and enters a 
polymer pillar 1680. The film lSlO on the sidewalls of the 
through-hole acts as a mirror to reflect the light toward the 
optical pillar 1680. In this example, not all light entering the 
through-hole will enter the polymer pillar 1680, causing 15 
some power to be lost. Keeping the dimension of the via 
opening about the same as the polymer pillar 1680 lowers 
power losses. Likewise, light emitted from an optical pillar 
1680 reflects off the sidewall cladding of the through-hole 
and is guided to the backside of the substrate. In this 20 
embodiment, the through-hole acts as an optical waveguide. 
The substrate through-hole can also be used as an opening 
in the probe substrate 810. While using the through-hole as 
a waveguide could result in some optical power being lost, 
using it simply as a light path would minimize the loss. 25 
Making the via much larger than the anticipated optical 
beam width avoids reflections and thus, the accompanying 
power losses. In addition, reflections can also be avoided by 
using focused beams for transmission through the via as 
shown in FIG. 16B. A focusing mechanism 1630, such as a 30 
focusing diffractive element or microlens, could be used to 
focus the optical signal from the source of the transmission 
onto the optical polymer pillar 1680. 
The first level of signal redistribution is performed on the 
probe substrate 810 where signals from polymer pillars 880 35 
are routed from probes 870 to the redistribution substrate 
820. Electrical signals are transferred from the probe sub-
strate to the redistribution substrate through electrical inter-
connects or bond pads 1S30 using solder bumps, conductive 
adhesives, or other suitable technology. Optical signals can 40 
be sent to the redistribution substrate 820 in many ways 
using sources, receivers, waveguide networks, and/or sur-
face normal coupling mechanisms located on one or more 
substrates, as discussed previously. Some possibilities 
include, but are not limited to, redistribution on the probe 45 
substrate 810 or allowing the signal to pass through the 
probe substrate 810 directly to the redistribution substrate, 
as illustrated in FIGS. SA through SC and FIG. 6. 
FIG. 16C illustrates exemplary embodiments of the opti-
cal redistribution configurations that are possible using 50 
polymer pillars. In the first configuration, redistribution is 
along the front or probe side of the probe substrate 810, and 
a polymer pillar probe 1670 is used to butt-couple with a 
polymer pillar 1680 on the DUT 840. When an optical signal 
is input into the DUT 840, an optical source SlO located on 55 
the probe substrate 810 or on the ATE 130 feeds an optical 
waveguide 2SO where an optical element 200 bends the light 
12 
In the second configuration, redistribution is along the 
back side of the probe substrate 810. For an optical signal 
originating from a DUT 840, light is transmitted from a 
polymer pillar 1680 to an optical element 200 and a 
waveguide 2SO on the back of the probe substrate 810 to an 
optical receiver SlO. Transmission through the substrate 810 
can be accomplished using a probe 870 to align the polymer 
pillar 1680 and a through-hole filled with an optically 
transparent material 1600 to guide the light to the optical 
element 200. Conversely, light from an optical source SlO on 
the probe substrate 810 entering the waveguide 2SO is bent 
by an optical element 200 and guided by the through-hole to 
the other side of the substrate 810 where it is captured by a 
polymer pillar 1680. 
In the third configuration, redistribution is along the front 
of the redistribution substrate 820, and a polymer pillar 1690 
is used as a guided wave interconnect between substrates. In 
this case, the optical probing and redistribution functions are 
split between the probe and redistribution substrates (810 
and 820). An optical signal is transmitted from an optical 
source SlO through a waveguide 2SO to an optical element 
200 located along the front of the redistribution substrate 
820. The optical element 200 bends the light in a surface 
normal direction into a polymer pillar 1690. The polymer 
pillar 1690 directs the signal into a through-hole where it is 
guided to the other side of the probe substrate 810 and into 
a polymer pillar 1680 on the DUT 840. Transmission to the 
optical receiver SlO from the DUT 840 can be accomplished 
in the opposite direction by guiding a signal into the optical 
element 200 and the waveguide 2SO using the through-hole 
and the polymer pillar 1690. 
FIG. 17 illustrates a schematic representation of one 
possible implementation using separate electrical redistri-
bution substrates 821 and optical redistribution substrate 
822. In this non-limiting embodiment, an array of micro-
lenses 1630 is fabricated over an array of vertical cavity 
surface emitting lasers (VCSELs) and/or photodetectors. 
The footprint of these devices matches that of the optical 
through-holes on the probe substrate 810. When the probe 
module 100 is assembled, the VCSELs and/or photodetec-
tors and the lenses 1630 line up with the through-holes in the 
probe substrate 810. During testing, light emitting from a 
VCSEL is focused by a lens 1630 onto a corresponding 
optical polymer pillar 1680 through the probe substrate 810. 
Conversely, an optical signal generated by the DUT 840 
exits the optical pillar 1680 and is received by a photode-
tector on the optical redistribution substrate 822. Fabrication 
of the polymer pillar 1680 with a micro lens would allow it 
to focus the output signal. The light sources 240 can be 
located on the redistribution substrate 822 or the ATE 130 
and can include waveguides 2SO for distribution of the 
signals to the microlenses 1630. Other possible light sources 
for testing can include, but are not limited to, fiber ribbon 
1710 or an array of MEMS mirrors 1720. 
Fabrication of a probe module 100 includes fabrication of 
one or more probe substrates 810 and one or more redistri-
bution substrates 820 designed for routing I/O signals 
between a specific device under test (DUT) 840 and a piece 
of automated test equipment (ATE) 130. Fabrication of a 
in a surface normal direction into the polymer pillar probe 
1670 where it is guided into the polymer pillar 1680 on the 
DUT 840. 
An optical signal originating from the DUT 840 would be 
directed through the polymer pillar probe 1670 to the optical 
element 200 where it would be captured and directed into the 
waveguide 2SO on the probe substrate 810. The waveguide 
2SO leads to optical receivers SlO that may redirect the 
optical signals or convert the optical signals into electrical 
60 probe substrate 810 includes fabrication of probes 870 
mounted on the front side of the substrate 810 and one or 
ones. 
more distribution networks for routing I/O signals between 
the probes 870 and the backside of the substrate 810. 
Fabrication of a redistribution substrate 820 includes fabri-
65 cation of a distribution network for routing I/O signals 
between one or more probe substrates 810 and an interface 
with the ATE 170. 
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For the purposes of illustration, the following section 
describes three processing sequences proposed for the fab-
rication of a probe substrate 810 based on the desired probe 
design. One skilled in the art would understand how the 
fabrication processes would proceed based upon FIGS. 18A 
through 18G, FIGS. 19A through 19G, FIGS. 20A through 
20G, and the associated discussion. An exemplary fabrica-
tion process is shown in FIGS. 18A through 18G for a probe 
substrate with straight cantilever 1010 probes. A modifica-
tion of the exemplary process, as shown in FIGS. 19A 
through 19G, is used for fabrication of a probe substrate 810 
with angled cantilever 1310 probes. Another exemplary 
process, as shown in FIGS. 20A through 20G, is used to 
fabricate a probe substrate with shaped cantilever probes. 
The fabrication process for the probe substrate 810 with 
straight cantilever arms 1010 begins with a base substrate 
1811 as shown schematically in FIG. 18A. For example, a 
base substrate 1811 can include, but is not limited to, 
materials such as silicon, silicon compounds, germanium, 
germanium compounds, gallium, gallium compounds, 
indium, indium compounds, or other semiconductor mate-
rials/compounds. In addition, the base substrate 1811 can 
include non-semiconductor substrate materials, such as 
ceramics and organic boards, for example FR-4, alumina, or 
polyimide. These can be used as rigid support substrates that 
have thin micromachinable materials attached on top of 
them. In an exemplary fabrication process, the substrate is 
silicon (Si). 
Before beginning the process, the surface of the base 
substrate 1811 is cleaned thoroughly. In the first step of the 
process, the base substrate 1811 is etched using, but not 
limited to, a Bosch process in a Deep Reactive Ion Etcher 
(DRIE) or crystal plane-preferential wet etching. Silicon 
dioxide (Si02 ), the native oxide of Si, is highly resistive to 
this etching process. The etch selectivity of Si02 to Si in the 
Bosch process is much greater than 100:1. Therefore, any 
initial native oxide is removed from the base substrate 1811. 
This can be achieved by dipping the base substrate 1811 in 
solutions such as, but not limited to, dilute hydrofluoric (HF) 
acid or a buffered oxide etch (BOE) solution. After rinsing 
and drying thoroughly, a first layer of photoresist 1812 is 
spun on the base substrate 1811 and a pattern is transferred 
to the substrate 1811 using a first mask. The first mask 
defines regions where the cantilever probes are formed. The 
patterned substrate 1811 is then placed in the DRIE and the 
exposed substrate 1811 is etched to a desired depth. 
The etching process leaves behind mesa-like structures 
1813 on the surface of the base substrate 1811 as shown in 
FIG. 18B. The depth of the etching, and hence, the height of 
the Si mesas 1813, is determined based on the desired size 
and compliance of the probe cantilevers. 
The first layer of photoresist 1812 is then removed and an 
oxide layer 1814, such as, but not limited to, Si02 , is 
deposited on the mesa-side of the substrate (FIG. 18C). The 
oxide 1814 serves as a stop layer for the next step in the 
fabrication process, which involves etching high aspect ratio 
vias in the substrate 1811 from the backside. A second layer 
of photoresist 1815 is spun on to the backside of the wafer 
and a via pattern is transferred onto it using a second mask. 
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optical elements 200 and waveguides 250 are incorporated 
on the probe substrate 810, then it is possible that optical 
vias may be located in other positions, or not used in the 
substrate 810 design. The photoresist 1815 is then removed. 
Before the vias are made conductive, an insulation layer 
1816 is deposited on the sidewalls and surface of the wafer 
(FIG. 18D). Examples of suitable insulation materials 
include, but are not limited to, silicon dioxide and silicon 
nitride. However, if copper (Cu) is to be used, then it is better 
10 to use insulation materials such as silicon nitride to provide 
a better diffusion barrier. Other good diffusion barriers for 
Cu include, but are not limited to, tantalum (Ta) and tanta-
lum nitride (TaN). 
The probe material has properties such as, but not limited 
15 to, elasticity, high conductivity, and non-tarnishment. In 
addition, the materials should be compatible with standard 
IC and MEMs fabrication processes. The probe material can 
include, but is not limited to, soft, springy metals and alloys 
(e.g., soft gold, nickel, rhodium, beryllium copper, nickel 
20 cobalt, palladium cobalt, and paliney (palladium alloys)). 
These can be deposited by processes such as, but not limited 
to, sputter deposition, electroless deposition, electroplating, 
or evaporation. The mechanical performance of the cantile-
ver probes can be further improved by depositing stressed 
25 metal films. The stress in the metal films can be engineered 
to desired levels by varying the methods and/or conditions 
of deposition. 
In another embodiment, two materials can be used where 
the probes would be formed of a nonconductive material 
30 with a low modulus of elasticity (e.g., silicon nitride, silicon 
dioxide, polyimide, BCB, or other polymers, such as poly-
carbonates and polynorbonenes) that are metallized with a 
suitable metal or alloy from the list above. Various combi-
nations of the materials become possible with this approach 
35 and can be combined to yield a desired compliance and a 
low contact resistance. 
In this exemplary fabrication process, the probes and the 
through-wafer connections are metallized by a two-step 
process. First, a thin film of metal 1817 is deposited on the 
40 mesa side of the substrate 1811 (FIG. 18E). The thin film 
1817 serves as a conductor for the probes. The thin film 1817 
also forms the seed layer for the electroplating of metal 
inside the via. Electroplating fills the vias evenly and yields 
a low resistance connection. An additional lithography step 
45 can be inserted prior to electroplating to block out the vias 
to be used for through-wafer optical transmission. 
A third layer 1818 is used as an etch mask to pattern the 
metal as illustrated in FIG. 18F. The Si under the probes is 
etched away, as shown in FIG. 18G, releasing the straight 
50 cantilever arms of the probes. The Si can be removed by 
using wet or dry etching, for example. 
A variation of the exemplary fabrication process 
described can be used for fabrication of a probe substrate 
810 with angled cantilever arms 1310. The sequence is 
55 shown in FIGS. 19A through 19G using, but not limited to, 
a Si substrate 1911. In this embodiment, instead of filling the 
through-wafer connections with a metal, only the sidewalls 
are metallized. 
First, angled trenches 1912 are fabricated in the surface of 
60 the substrate 1911 as illustrated in FIG. 19A. This can be The high aspect-ratio, through-wafer vias are etched, 
using photoresist 1815 as the etching mask, once again using 
the Bosch process as shown in FIG. 18D. In this non-
limiting example, the vias for optical signal transmission 
line up directly under the mesas 1813 or vias for electrical 
signal transmission line up just to the side of the mesas 1813. 65 
Vias for electrical signal transmission can also line up in 
other locations such as directly under the mesas 1813. If 
achieved using, but not limited to, an anisotropic wet etch 
process commonly used in MEMS processing utilizing a 
solution such as, but not limited to, potassium hydroxide 
(KOH) or tetramethyl ammonium hydroxide (TMAH). A 
silicon nitride or silicon dioxide film is patterned prior to the 
wet etch step and serves as an etch mask. The crystal-plane 
etch selectivity assures that the fabricated trench sidewalls 
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are at the same angle. After the formation of the angled 
trenches, the etch mask is removed using a suitable wet or 
dry etch. 
The angled sidewalls of the trench form the mold for the 
cantilever probe. Oxide layers 1913 and 1914 (e.g., Si02 ) 
are deposited by, but not limited to, chemical vapor depo-
sition or thermal oxidation on both sides of the wafer as 
shown in FIG. 19B. The first oxide layer 1913 on the 
trench-side of the wafer 1911 provides an etch-stop for the 
forthcoming Bosch process. The second oxide layer 1914 is 
deposited on the backside of the substrate 1911, where 
photolithography and dry etching are used to transfer a via 
pattern onto the wafer 1911. Dry etching assures that the 
oxide on the front-side of the wafer is unharmed. This via 
mask 1914 is aligned to the angled trenches on the front side 
of the wafer. 
Through-substrate vias are etched from the backside of 
the wafer 1911 in a Si DRIE as shown in FIG. 19C. The 
process yields highly anisotropic vias in the substrate 1911 
and is stopped when the Si under the trenches is etched 
away. This leaves behind a membrane of oxide 1915 in place 
of the trenches. The via etching as described above is 
considered a preprocess etch. That is, the vias are etched 
prior to fabrication of the actual probe structures. 
In this exemplary fabrication process, a two-material 
process for the probes is described. The probe structures are 
first patterned on a low modulus core material. The core 
materials can include, but are not limited to, silicon nitride, 
silicon dioxide, polyimides or other polymers. This is fol-
lowed by selective metallization of the structures using 
processes such as, but not limited to, sputter deposition, 
electroless plating, or evaporation. Other processes may be 
used to achieve the same result. 
In the current example, the oxide (e.g., Si02 ) membrane 
itself is used for the core material of the probes. If another 
material is preferred, it can be deposited over the oxide and 
the oxide etched away through the backside of the wafer. A 
layer of negative photoresist 1916 is spun on the trench side 
of the wafer to form a probe mask that is used to pattern the 
oxide membrane as shown in FIG. 19D. 
In FIG. 19E the exposed oxide is etched away using a 
plasma or other suitable wet process. The photoresist 1916 
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FIG. 20B, an insulation layer 2013 of a material such as, but 
not limited to, silicon dioxide (Si02 ) or silicon nitride 
(Si3N4 ) is deposited on the etched substrate. This is followed 
by depositing and patterning a conductive layer 2014 of 
polysilicon/metal as discussed previously (FIG. 20C). 
As shown in FIG. 20D, sacrificial material 2015, such as, 
but not limited to, polycarbonates and polynorbornenes 
polymers, is then deposited on the substrate 2011 and 
patterned and etched to produce the desired shape of the 
10 cantilever arms. The probe material 2016, such as described 
previously, is deposited onto the substrate and sacrificial 
material 2015 (FIG. ZOE). The probe material 2016 is then 
etched to produce the final shapes of the cantilever arms as 
shown in FIG. 20F. The sacrificial material 2015 is then 
15 removed to release the arms as illustrated in FIG. 20G. 
A redistribution substrate 820 incorporates electrical and/ 
or optical distribution techniques. Electrical signal distribu-
tion networks can be fabricated using various methods such 
as, but not limited to, traditional multi-level interconnect 
20 technology, while optical signal distribution networks can be 
accomplished by using technology such as, but not limited 
to, optical dielectric or photonic crystal waveguides. Elec-
trical redistribution can also be implemented using high 
density printed wiring board (PWB) or other technologies. 
25 Any of a number of optical technologies can be utilized in 
the fabrication process of the optical distribution. One 
non-limiting example of a possible technology uses board-
level waveguides with surface normal coupling. An example 
would be air-clad waveguides made of suitable polymeric 
30 materials having optical elements ( diffractive and/or reflec-
tive) as described earlier. Optical sources and/or detectors 
can also be placed directly on the redistribution substrate. 
It should be emphasized that the above-described embodi-
ments of the present disclosure are merely possible 
35 examples of implementations and are merely set forth for a 
clear understanding of the principles of the disclosure. Many 
variations and modifications may be made to the above-
described embodiments. For example, a plurality of probe 
and redistribution substrates can be included in the probe 
40 module. Further, optical redistribution can be carried out on 
either the probe or redistribution substrates or as a combi-
nation of distribution networks on both types of substrates. 
All such modifications and variations are intended to be is removed by rinsing in a solvent (e.g., acetone) or the 
manufacturer provided resist stripper, which leaves behind 
the oxide probes. Before the vias are made conductive, an 45 
insulation layer 1917 is deposited on the sidewalls and 
surface of the wafer 1911. Examples of suitable insulation 
materials include, but are not limited to, silicon dioxide and 
silicon nitride. 
included herein within the scope of this disclosure and 
protected by the following claims. 
The invention claimed is: 
1. A probe module, comprising: 
a redistribution substrate; and 
a probe substrate interfaced with the redistribution sub-
strate, wherein the probe substrate includes at least a 
first probe element to test an electrical signal and at 
least a second probe element to test an optical signal of 
an optoelectronic device under test, wherein the probe 
elements are configured with cantilever arms, wherein 
A thin, uniform film of metal 1918 is deposited every- 50 
where on the probe substrate, including the via sidewalls, as 
shown in FIG. 19F, using processes such as, but not limited 
the probe substrate is operative to test at least one signal 
of at least one optoelectronic device under test. 
to, sputter deposition, electroless plating, or evaporation. 
Optionally, a short electroplating step can be used to 
increase the metal thickness with care not to cause via 55 
blockage. Photolithography and etch sequences are used for 
removing metal from unwanted areas on the front and back 
side of the substrate as illustrated in FIG. 19G. 
2. The probe module of claim 1, wherein the probe 
substrate includes a distribution network including at least 
one structure for distributing at least one signal, wherein the 
60 signal is selected from: an electrical signal, an optical signal, 
and combinations thereof. 
Another variation of an exemplary fabrication process can 
be used to fabricate a probe substrate 810 with shaped 
cantilever probes. The sequence is shown in FIGS. 20A 
through 20G using the same methods in the previous two 
descriptions. In this embodiment the cantilever arms are 
shaped to meet specific performance requirements. 
First, the substrate 2011 is cleaned and the through-wafer 65 
vias 2012 are etched as illustrated in FIG. 20A using one of 
the methods previously described. Then, as illustrated in 
3. The probe module of claim 1, wherein the cantilever 
arms are angled. 
4. The probe module of claim 1, wherein the cantilever 
arms are made of a non-conductive material. 
5. The probe module of claim 1, wherein the cantilever 
arms are conductive. 
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6. A probe module, comprising: 
a redistribution substrate; and 
18 
17. The probe module of claim 16, wherein the probe 
substrate is configured with at least one through-hole to 
allow optical signals to pass through the substrate. 
18. The probe module of claim 17, wherein the through-
hole has a metal lining on the walls of the through-hole. 
19. The probe module of claim 17, wherein the through-
hole is filled with an optically transparent material. 
20. The probe module of claim 16, wherein the structure 
for distribution of the optical signal is located on the side of 
the probe substrate opposite the probe elements. 
a probe substrate interfaced with the redistribution sub-
strate, wherein the probe substrate is operative to test at 
least one signal of at least one optoelectronic device 
under test, wherein the probe substrate is operative to 
interface with electrical and optical components, 
wherein the probe substrate includes at least one probe 
element and a distribution network including at least 
one structure for distributing the optical signal, and 10 
wherein the probe elements are configured with poly-
mer pillars. 
21. The probe module of claim 6, wherein the redistribu-
tion substrate includes a distribution network including at 
15 least one structure for distributing the optical signal. 
7. The probe module of claim 6, wherein the signal is 
selected from: an electrical signal, an optical signal, and 
combinations thereof. 
8. The probe module of claim 6, wherein the probe 
substrate is a replaceable component. 
22. The probe module of claim 21, wherein the structure 
for distribution of the optical signal includes a waveguide. 
9. The probe module of claim 6, wherein the probe 
substrate is operative to test the signals of at least two 
optoelectronic devices under test. 
10. The probe module of claim 6, wherein the probe 
element is configured with cantilever arms. 
23. The probe module of claim 6, wherein the signal is 
20 
distributed between the probe substrate and a test equipment 
interface. 
11. The probe module of claim 10, wherein the cantilever 
arms are angled. 
12. The probe module of claim 10, wherein the cantilever 25 
arms are made of a non-conductive material. 
13. The probe module of claim 10, wherein the cantilever 
arms are conductive. 
14. The probe module of claim 6, wherein the structure for 
distribution of an optical signal includes a waveguide. 
15. The probe module of claim 6, wherein the structure for 
distribution of the optical signal is located on the same side 
of the probe substrate as the probe elements. 
30 
16. The probe module of claim 6, wherein the probe 
substrate is configured to allow optical signals to pass 35 
through the substrate. 
24. The probe module of claim 23, wherein the signal is 
an optical signal, wherein the optical signal is guided 
between the probe substrate and the redistribution substrate 
by at least one polymer pillar. 
25. The probe module of claim 23, wherein the signal is 
an optical signal, wherein the optical signal is guided 
between the probe substrate and the test equipment interface 
by an optical fiber. 
26. The probe module of claim 23, wherein the signal is 
an optical signal, wherein the optical signal is guided 
between the redistribution substrate and the test equipment 
interface by an optical fiber. 
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